Introduction
Although the charge-trapping flash nonvolatile memory (NVM) [1] [2] [3] has the lowest switching energy among various NVM types, the degraded endurance from 10 5 to 10 4 cycles with large-scale devices is the basic physical limit, as reported in the international technology roadmap for semiconductors (ITRS). 1) Therefore, several NVM types, such as ferroelectric random-access memory (FeRAM), 4) magnetic random-access memory (MRAM), and resistive random-access memory (RRAM) are being investigated. RRAM has attracted much attention for next-generation non-volatile memory applications owing to its simple structure, small cell size, and high speed. Numerous candidate materials for RRAM application exist including perovskite materials, such as Pr 0:7 Ca 0:3 MnO 3 , 5) SrTiO 3 , 6, 7) and GeO x / HfON, 8) and metal oxides, such as TiO 2 , 9) NiO, 10) TaO x , 11) SiO x , 12) and HfO 2 , 13) which have been widely investigated. Unfortunately, the use of a large forming voltage accompanied with an abrupt current to form a filament conductive channel 14, 15) may damage dielectric robustness and reduce cycling endurance. [9] [10] [11] [12] To resolve the endurance issue, in this study we proposes the ultralow-energy (ULE) RRAM. [6] [7] [8] A ULE memory with stacked covalent-bound GeO x 27,28) and metal oxide feature both high-and lowresistance-state (HRS and LRS respectively) currents and a long endurance of 10 6 cycles. In this paper we discuss the purely unipolar mode of operation of Ni/GeO x / PbZr 0:5 Ti 0:5 O 3 (PZT)/TaN RRAM. In comparison with the control Ni/GeO x /PZT/TaN RRAM without GeO x , Ni/ GeO x /PbZr 0:5 Ti 0:5 O 3 (PZT)/TaN has significantly improved switching and 85 C retention characteristics were; comparable characteristics could not be found in a similar covalentbound SiO x RRAM. 12) 2. Experimental Procedure RRAM devices were fabricated on standard Si wafers. For very-large-scale integration (VLSI) backend integration, the process began with the deposition of a 200-nm-thick SiO 2 layer on a Si substrate. Then, a 100-nm-thick TaN layer was deposited by physical vapor deposition (PVD). After patterning the bottom TaN electrode, a 30-nm-thick PZT film with an Ar/O ratio of 3/1 (PZT31) was deposited on the TaN/SiO 2 /Si layer by PVD. An 8-nm-thick GeO x layer was then deposited to form the stacked structure. Finally, the 50-nm-thick Ni was deposited and patterned to form the top electrode with an area of 11300 m 2 . For comparison, a Ni/PZT/TaN RRAM device was also constructed without GeO x . Ni provides a low-cost solution for fabricating highwork-function electrodes (5.1 eV), which are used in high-DRAM capacitors. 29) 3. Results and Discussion Figure 1 shows the swept current vs voltage (I-V ) curves of Ni/PZT/TaN and Ni/GeO x /PZT/TaN RRAM devices. The single-layer PZT and GeO x /PZT RRAM devices have HRS/ LRS resistance windows of 325 and 120, respectively. The smaller resistance window of Ni/GeO x /PZT/TaN RRAM is due to the lower set current, although this is crucial for lower power operation. The higher set and reset voltages of the Ni/GeO x /PZT/TaN RRAM than of the control Ni/PZT/ TaN device are related to the extra GeO x layer. The higher LRS current of the control Ni/PZT/TaN RRAM is ascribed to the conductive filaments. The lower set compliance current of 0.1 mA at 1.55 V for the control RRAM is due to the lower forming energy of filament paths in the vacancyrich PZT than of filament paths in c the stacked Ni/GeO x / PZT/TaN one. However, a high LRS current and extra filament paths may lead to the serious endurance issue discussed below. Ã E-mail address: albert achin@hotmail.com distribution of Ni/GeO x /PZT/TaN RRAM is slightly better than that of the control Ni/PZT/TaN devices. A similarly tighter distribution of reset current is also found in the stacked Ni/GeO x /PZT/TaN RRAM. Therefore, the stacked GeO x /PZT RRAM may assist in disrupting the filament paths during the reset operation. Figure 3 shows the set and reset I-V curves of the Ni/ GeO x /PZT/TaN RRAM. In the low electric field, both the LRS and HRS exhibit trap-controlled space-charge-limited current (SCLC) because the slopes is proportional to V . 30) Therefore, the filaments may be formed by the migration of oxygen vacancies during resistive switching.
Temperature-dependent I-V switching is crucial for evaluating high-temperature retention performance. As shown in Fig. 4 , the Ni/GeO x /PZT/TaN RRAM shows significantly better temperature stability from 25 to 100 C than does the control Ni/PZT/TaN RRAM. The fast increase in the reset current of the control PZT RRAM with increasing temperature up to 80 and 100 C is attributed to the high thermal leakage in the small-energy-bandgap PZT. The retention characteristics of the control Ni/PZT/TaN and the Ni/GeO x /PZT/TaN RRAM devices from 25 to 85 C are shown in Fig. 5(a) and 5(b) , respectively. The control Ni/PZT/TaN RRAM is only retained up to 50 C because the HRS current increases rapidly at 85 C, as shown in Fig. 4 . In contrast, the Ni/GeO x /PZT/TaN RRAM shows a significantly improved retention at 85 C, which is related to the large bandgap 6) and high activation energy of GeO x . Endurance characteristics are significant factors of a unipolar RRAM device because of both the high set current and the poor control of filament size after the forming process. [9] [10] [11] [12] Figures 6(a) and 6(b) show the DC endurance characteristics of the control Ni/PZT/TaN and Ni/GeO x / PZT/TaN RRAM devices at a read voltage of 0.2 V, respectively. The control Ni/PZT/TaN RRAM device only lasts for 35 DC cycles. Such poor endurance originates from the passage of a large current in the weak conductive filaments of the device. In contrast, the Ni/GeO x /PZT/TaN RRAM is considerably robust for cycling with a significantly high endurance of 2000 cycles. This improved endurance and data retention demonstrate the benefits of adding a largeenergy-bandgap GeO x to the unipolar-mode RRAM. Table I shows a summary of the pertinent data of various unipolar RRAM devices. The Ni/GeO x /PZT/TaN RRAM device proposed in this study features the ideal low set/reset voltages, a resistance window of >10 2 , suitable 85 C retention, and good endurance characteristics among unipolar RRAM devices.
6,9-12)
Conclusions
In this study we demonstrate stable resistive switching behaviors in a Ni/GeO x /PZT/TaN device. Compared with the control Ni/PZT/TaN RRAM, Ni/GeO x /PZT/TaN device showed markedly improved retention and endurance. The Ni/GeO x /PZT/TaN device could be a potential candidate for unipolar mode operations. 
